|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/ARM/ARMBaseInstrInfo.cpp 4120 ShImm == 1 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsr)
4424 else if (ShImm == 1 && ARM_AM::getAM2ShiftOpc(ShOpVal) == ARM_AM::lsr)
5241 if ((ShImm == 1 && ARM_AM::getSORegShOp(ShOpVal) == ARM_AM::lsr) ||
lib/Target/ARM/ARMExpandPseudoInsts.cpp 1388 (Opcode == ARM::MOVsrl_flag ? ARM_AM::lsr : ARM_AM::asr), 1))
lib/Target/ARM/ARMFastISel.cpp 2637 /* 1 bit zext */ { ARM::MOVsi , 1, ARM_AM::lsr , 31 } },
2639 /* 8 bit zext */ { ARM::MOVsi , 1, ARM_AM::lsr , 24 } },
2641 /* 16 bit zext */ { ARM::MOVsi , 1, ARM_AM::lsr , 16 } }
2880 return SelectShift(I, ARM_AM::lsr);
lib/Target/ARM/ARMFrameLowering.cpp 320 .addImm(ARM_AM::getSORegOpc(ARM_AM::lsr, NrBitsToZero))
lib/Target/ARM/ARMInstructionSelector.cpp 1058 return selectShift(ARM_AM::ShiftOpc::lsr, MIB);
lib/Target/ARM/ARMSelectionDAGInfo.h 27 case ISD::SRL: return ARM_AM::lsr;
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 3959 .Case("lsr", ARM_AM::lsr)
4010 ((ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr) && Imm > 32)) {
5849 St = ARM_AM::lsr;
5885 ((St == ARM_AM::lsr || St == ARM_AM::asr) && Imm > 32))
9543 case ARM_AM::lsr: newOpc = isNarrow ? ARM::tLSRrr : ARM::t2LSRrr; break;
9593 case ARM_AM::lsr: newOpc = isNarrow ? ARM::tLSRri : ARM::t2LSRri; break;
9625 case ARM::LSRr: ShiftTy = ARM_AM::lsr; break;
9650 case ARM::LSRi: ShiftTy = ARM_AM::lsr; break;
9658 if (Amt == 32 && (ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr))
10017 if (SOpc == ARM_AM::rrx || SOpc == ARM_AM::asr || SOpc == ARM_AM::lsr)
10054 !(SOpc == ARM_AM::lsr || SOpc == ARM_AM::asr)) {
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 1456 Shift = ARM_AM::lsr;
1495 Shift = ARM_AM::lsr;
1888 Opc = ARM_AM::lsr;
1933 ShOp = ARM_AM::lsr;
lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h 49 case ARM_AM::lsr: return "lsr";
61 case ARM_AM::lsr: return 1;
lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp 250 case ARM_AM::lsr: return 1;
1530 case ARM_AM::lsr: SBits = 0x3; break;
1575 case ARM_AM::lsr: SBits = 0x2; break;
1682 case ARM_AM::lsr: SBits = 0x2; break;