|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
lib/Target/ARM/ARMExpandPseudoInsts.cpp 1388 (Opcode == ARM::MOVsrl_flag ? ARM_AM::lsr : ARM_AM::asr), 1))
lib/Target/ARM/ARMFastISel.cpp 2636 /* 1 bit sext */ { { ARM::MOVsi , 1, ARM_AM::asr , 31 },
2638 /* 8 bit sext */ { { ARM::MOVsi , 1, ARM_AM::asr , 24 },
2640 /* 16 bit sext */ { { ARM::MOVsi , 1, ARM_AM::asr , 16 },
2882 return SelectShift(I, ARM_AM::asr);
lib/Target/ARM/ARMInstructionSelector.cpp 1060 return selectShift(ARM_AM::ShiftOpc::asr, MIB);
lib/Target/ARM/ARMSelectionDAGInfo.h 28 case ISD::SRA: return ARM_AM::asr;
lib/Target/ARM/AsmParser/ARMAsmParser.cpp 3960 .Case("asr", ARM_AM::asr)
4010 ((ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr) && Imm > 32)) {
5851 St = ARM_AM::asr;
5885 ((St == ARM_AM::lsr || St == ARM_AM::asr) && Imm > 32))
9542 case ARM_AM::asr: newOpc = isNarrow ? ARM::tASRrr : ARM::t2ASRrr; break;
9592 case ARM_AM::asr: newOpc = isNarrow ? ARM::tASRri : ARM::t2ASRri; break;
9624 case ARM::ASRr: ShiftTy = ARM_AM::asr; break;
9649 case ARM::ASRi: ShiftTy = ARM_AM::asr; break;
9658 if (Amt == 32 && (ShiftTy == ARM_AM::lsr || ShiftTy == ARM_AM::asr))
10017 if (SOpc == ARM_AM::rrx || SOpc == ARM_AM::asr || SOpc == ARM_AM::lsr)
10054 !(SOpc == ARM_AM::lsr || SOpc == ARM_AM::asr)) {
lib/Target/ARM/Disassembler/ARMDisassembler.cpp 1459 Shift = ARM_AM::asr;
1498 Shift = ARM_AM::asr;
1891 Opc = ARM_AM::asr;
1936 ShOp = ARM_AM::asr;
lib/Target/ARM/MCTargetDesc/ARMAddressingModes.h 47 case ARM_AM::asr: return "asr";
59 case ARM_AM::asr: return 2;
lib/Target/ARM/MCTargetDesc/ARMMCCodeEmitter.cpp 251 case ARM_AM::asr: return 2;
1531 case ARM_AM::asr: SBits = 0x5; break;
1576 case ARM_AM::asr: SBits = 0x4; break;
1683 case ARM_AM::asr: SBits = 0x4; break;