|
|
reference, declaration → definition
definition → references, declarations, derived classes, virtual overrides
reference to multiple definitions → definitions
unreferenced
|
References
gen/lib/Target/AMDGPU/R600GenInstrInfo.inc 818 { 180, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #180 = BREAK_LOGICALNZ_f32
819 { 181, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #181 = BREAK_LOGICALNZ_i32
820 { 182, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #182 = BREAK_LOGICALZ_f32
821 { 183, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #183 = BREAK_LOGICALZ_i32
826 { 188, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #188 = CONTINUE_LOGICALNZ_f32
827 { 189, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #189 = CONTINUE_LOGICALNZ_i32
828 { 190, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #190 = CONTINUE_LOGICALZ_f32
829 { 191, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #191 = CONTINUE_LOGICALZ_i32
847 { 209, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #209 = IF_LOGICALNZ_f32
848 { 210, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #210 = IF_LOGICALNZ_i32
849 { 211, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #211 = IF_LOGICALZ_f32
850 { 212, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::Terminator), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #212 = IF_LOGICALZ_i32
851 { 213, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #213 = IF_PREDICATE_SET
854 { 216, 1, 0, 0, 1, 0|(1ULL<<MCID::Pseudo)|(1ULL<<MCID::UsesCustomInserter)|(1ULL<<MCID::UnmodeledSideEffects), 0x0ULL, nullptr, nullptr, OperandInfo38, -1 ,nullptr }, // Inst #216 = MASK_WRITE